Abstract. This paper presents an ADC architecture comprising a pipelined cyclic ADC and continuous-time delta-sigma ADC; it provides high resolution at medium speed, with small power requirements. It is also reconfigurable for different combinations of speed, precision, and power consumption. The cyclic ADC produces a residue after the final cycle, and the following delta-sigma ADC converts it to a digital value (the residue is then noise-shaped). The ADC output combines the digital outputs of the cyclic ADC and the delta-sigma ADC so as to achieve high resolution. The delta-sigma ADC can be implemented simply with continuous-time analog circuitry. We describe the overall ADC architecture and operation, show simulation results, as well as features such as its potential for reconfiguration and one of ADC architecture candidates with good tradeoff for high resolution, medium speed and small power.
Introduction
Real world signals such as light and sound are analog, so ADCs and DACs are essential for digital signal processing and data storage inside digital LSI circuits; hence ADC/DAC R&D is currently quite active [1] [2] . We here propose a pipeline ADC architecture consisting of a cyclic ADC and a continuous-time delta-sigma ADC (where integrators are designed with Gm-C or active RC circuits instead of switched capacitor circuits) [3] [4] to provide a good trade-off among speed, precision, and power consumption with relatively simple circuitry.
Cyclic ADC
Architecture and operation of cyclic ADC Fig. 1 shows the architecture of a cyclic ADC [5] [6] . A 1-bit ADC (comparator) inside the cyclic ADC compares the analog input voltage V in (V a ) to a half of the reference voltage (V 1lsb ), and outputs a digital value D out . Then a 1-bit Multiply-DAC (MDAC) outputs V b depending on Dout and produces a residual value V a -V b , which is amplified by 2. This 2 × (V a -V b ) is used as the input voltage V a to the next stage. This operation is repeated. We see that, in principle, the cyclic ADC can achieve N-bit resolution (where N is an arbitrary positive integer) in N steps, using the same core circuit for each step. However its disadvantage is that it is not very efficient in terms of power and chip area, because the noise performance of the first stage must be good, but the core circuits (such as MDAC) have to be designed with large MOSFETs and large bias currents, and these MOSFETs are also used in the latter stages where good noise performance is not as important as in the first stage.
Next we consider the residue voltage V out (n) of the nth-stage. 2 (1) K(n) is the nth-bit digital output of the cyclic ADC. It is obtained by multiplying by digital output bit weight of each stage as follows:
Noise Shaping Algorithm Next we consider how to digitize the residue voltage V out (n) using a following ∆Σ ADC. Since the cyclic ADC produces a difference (V a (n)-V b (n)) between the analog input and the DAC output, it is straightforward to use the ∆Σ ADC to capture the quantization error (or residue V out (n)). We combine the ∆Σ ADC and cyclic ADC n-bit outputs in the digital domain to cancel quantization error; this MASH 0-1 [3] method increases resolution by noise-shaping the residue of the Nyquist ADC using the following ∆Σ ADC, their outputs are added in the digital domain. We explain this noise-shaping algorithm as follows (Fig.2): (1) Quantization error e(n) of the cyclic ADC is given by (3) (2) We accumulate e(n) and obtain acc(n). 1 (4) (3) When acc(n) is larger than V 1lsb , we subtract V 1lsb from acc(n) and add 1 to the total digital output.
When acc(n) is not larger than V 1lsb , we do not do anything.
MASH 0-1 ∆Σ ADC We consider the pipeline structure of the cyclic ADC and the first-order ∆Σ ADC in Fig.3 . First the Nyquist (cyclic) ADC output is produced as follows: 
Eq. (9) shows that is canceled and is filtered by 1 ⁄ . We design as an integrator function, and thus 1 ⁄ is a high-pass filter function; this is used for noise-shaping . Fig. 4 shows the configuration of our noise-shaping cyclic ADC. The ∆Σ ADC accumulates the quantization error of the cyclic ADC, and the accumulated quantization error is compared to the reference voltage V 1lsb to check whether it is over V 1lsb analog voltage. When it is over V 1lsb analog voltage, the ∆Σ ADC outputs 1 and the accumulated error is subtracted by V 1lsb analog voltage; otherwise it outputs 0. Cyclic ADC outputs digital value from MSB to LSB every cycle, and after the whole output of the cyclic ADC is obtained, the bit concatenation combines it with the ∆Σ ADC output (Fig. 5 ). We have performed FFT of the noise-shaping cyclic ADC output and obtained its frequency power spectrum (Fig. 7) . We see that in Fig.7 (a) the noise is uniformly distributed, while in Fig. 7 (b) , low frequency noise is decreased and high-frequency noise increased; in other words noise shaping is realized.
Configuration of Noise-Shaping Cyclic ADC
(
SQNDR evaluation Signal-to-noise-and-distortion ratio (SNDR) is one important metric for ADC performance. Here we consider only quantization noise as "noise" and do not consider the other noises (such as thermal noise and 1/f noise) for system level design; we discuss here signal-to-"quantization noise and distortion" (SQNDR). The graph in Fig. 8 shows SQNDR (y-axis) vs. over-sampling ratio (OSR) (x-axis); we see that the SQNDR of the noise-shaping cyclic ADC is better than that of the cyclic ADC. Fig.9 explains OSR, defined as log2 (1/signal bandwidth (2Ts)), where Ts is the ADC conversion period.
∆Σ ADC Operation
Now we consider improving the performance of the proposed ADC by increasing the operating frequency of the ∆Σ ADC. The cyclic ADC uses an MDAC, which employs an operational amplifier with associated capacitors; this is slow and consumes considerable power due to the feedback structure. The following ∆Σ ADC can be implemented using a fast, low-power open-loop Gm-C integrator; it may not be very linear, but this may be acceptable because the ∆Σ ADC produces only the lower-order bits. In the proposed technique described in previous sections, the quantization error of the cyclic ADC goes to the ∆Σ ADC after cyclic ADC operation completes. Since the ∆Σ ADC is used only once after N-cycle operation of the cyclic ADC; this is not very efficient. So we propose multiple operations of the ∆Σ ADC during N-cycle operations of the cyclic ADC, to obtain high resolution. The ∆Σ ADC is fast, and it can operate at the same clock frequency as the cyclic ADC, or at an even higher clock frequency (say, twice the frequency) -i.e. while the cyclic ADC performs N cycles (N bits output), the ∆Σ ADC can perform N or 2N cycles.
∆Σ ADC Multiple-Cycle Algorithm Quantization error of the cyclic ADC is , as obtained from (3) . Digital output after 1-cycle ∆Σ AD conversion of is given by , and accumulated cyclic ADC quantization value (or ∆Σ ADC quantization error) is . When the accumulated value of is larger than V 1lsb , the ∆Σ ADC outputs 1, and subtracts V 1lsb from the accumulated quantization error value . When it is smaller than V 1lsb , the ∆Σ ADC outputs 0, and it does not do the subtraction. After 1-cycle ∆Σ AD conversion, ∆Σ ADC quantization error is given by . Fig.10 shows its operation.
In a 2-cycle ∆Σ ADC, quantization error is accumulated and is obtained. Thus we can obtain and as for the 1-cycle ∆Σ ADC. If the ∆Σ ADC performs N cycles, we obtain N digital outputs 1 , 2 ,⋯, . We divide the N digital outputs by N to give the N-cycle ∆Σ ADC digital output . Then we add and . Fig.11 shows the operation of the proposed architecture. Fig. 12 shows the reconstructed output waveform of the noise-shaping 1-bit cyclic ADC. Fig.  12 (a) shows 1-cycle ∆Σ AD conversion, and Fig. 12(b) shows 2-cycle ∆Σ AD conversion. Repeating the ∆Σ AD-conversion cycle increases the resolution. Fig. 13 explains the pipeline operation of a 1-bit cyclic ADC and a 1-cycle∆Σ AD C as well as a 2-cycle ∆Σ AD C, where Ts is an ADC conversion period. While the cyclic ADC performs 1-cycle operation, the ∆Σ modulator performs 1-cycle or 2-cycle operations. Fig. 14 shows SQNDR versus Over-Sampling Ratio (OSR) of a noise-shaping 2-bit cyclic ADC and compares 1-cycle, 2-cycle, and 4-cycle ∆Σ AD conversions, Fig.15 . 4-cycle ∆Σ AD conversion improves SQNDR by 12 dB, while 8 cycles improve it by 18 dB; it can achieve 6-bit resolution with 4-cycle ∆Σ AD conversion and 7-bit resolution with 8 cycles. So we can improve resolution by using more following ∆Σ ADC cycles. Then we have the following SQNDR formula with respect to OSR, for the proposed architecture with an N1-bit cyclic ADC and an N2-cycle ∆Σ ADC (where N2 2 .
SQNDR and Over Sampling Ratio
SQNDR 6 N1 M2 2 9 n [dB] (11) ENOB N1 M2 1.5 n [bits] (12) Where OSR 2
Positioning of Proposed ADC
In this section we discuss the positioning of the proposed ADC. Let us consider an ADC using the proposed architecture whose signal band is from 0 to f BW and resolution is K bits, and let us define the following:
Ts: ADC conversion period N1: Number of cyclic operations during Ts. N2: Number of sampling clocks for the ∆Σ ADC during Ts, Let N2 = 2 . Fig. 16 shows operation diagram; while the cyclic ADC performs N1-cycle operations, the ∆Σ ADC performs N2-cycle operations. We have the resolution K from eq. (12) (Fig.17) ). We set the ADC conversion period Ts1 as Ts1 = 1/(8 f BW ). Ideally Ts1 = 1/(2 f BW ) according to the sampling theorem, but due to the implementation requirement for an anti-aliasing filter (Fig.18) , we assume Ts1 = 1/(8 f BW ). Then each cyclic operation is performed in Tcyclic1=Ts1/12 = 1/(96f BW ) Case A2 (Proposed ADC): Next we consider using our architecture with N1=4 and N2=32 (M2=5), OSR=2 (where K=12 from eq. (12)) and we set the ADC conversion period as Ts2 = 1/(16f BW ).
Then each cyclic operation of the cyclic ADC is performed in Tcyclic2= Ts2/4 = 1/(64f BW ). Fig. 19 shows simulation result where N1=4 and N2=32. In case of OSR=2 2 , resolution achieves 12 bits. Now let us compare cases A1 andA 2.
(1) Cyclic ADC operation period comparison is given as follows: Tcycle2 = (96/64) Tcycle1 = 1.5 Tcycle1 In the proposed architecture, each cyclic ADC operation duration is 1.5 times longer than in case 1, and hence the power of an operational amplifier in the MDAC, the most power-consuming part can be reduced. (2) Also since OSR is 2 2 in the proposed architecture, the noise performance requirement of the cyclic ADC is reduced by 6dB as an input-referred noise, and also the anti-alias analog filter requirement (Fig.18 ) is relaxed; hence power can be reduced. (3) The proposed ADC uses the ∆Σ ADC, but which is for lower-bit generation and hence which can be implemented with a simple Gm-C integrator due to the relaxed requirements.
Case A3 (∆Σ ADC):
The first-order ∆Σ ADC needs N2=64 (M2=6), OSR=2 4 for K=12 bit, and N2=128 (M2=7), OSR=2 4 for K=13 bit. Hence a higher clock frequency is required. Also an RC active integrator (which is power consuming) as the first stage integrator instead of the Gm-C integrator or power-hungry switched capacitor circuits would be required to meet the requirement for high linearity.
Note that the cyclic ADC can achieve 12-bit resolution with 12 cycle operations but the ∆Σ ADC is difficult to obtain 12-bit resolution with 12 cycle operations even if a high-order/multi-bit modulator is used; in other words, the cyclic ADC has an advantage of achieving high-resolution with small operation cycles. Hence the proposed architecture can be considered as taking all advantages of the cyclic ADC and the ∆Σ ADC as well as the pipeline architecture. The proposed ADC architecture is suitable for medium-to-high-resolution, medium-speed and low-power applications.
(B) 16bit Resolution Case Case B1 (Cyclic ADC): Let us consider N1=16 and N2=0 (i.e., in case of only cyclic ADC). We set the ADC conversion period Ts3 as Ts3 = 1/(8 f BW ). Then each cyclic operation is performed in Tcyclic3=Ts3/16 = 1/(128f BW ).
Case B2 (Proposed ADC): Next we consider using our architecture with N1=6 and N2=128 (M2=7), OSR=2 (where K=16 from eq. (12)) and we set the ADC conversion period as Ts4 = 1/(16f BW ). 
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Conclusion
We have presented a noise-shaping cyclic ADC architecture which combines a cyclic ADC and a ∆Σ ADC in pipeline manner, and we have validated its operation by MATLAB simulation. Quantization error of the cyclic ADC can be noise-shaped (reduced around the input frequency band) by the following ∆Σ ADC. We believe that the ∆Σ ADC can be designed with simple continuous-time analog circuitry with fast operation and low power. The cyclic ADC can be reconfigured without modifying its core circuits, and the ∆Σ ADC can be "tuned" for trade-offs between speed (signal band) and resolution. Therefore the proposed architecture is potentially very flexible and reconfigurable for trade-offs among speed (bandwidth), resolution, and power.
